FM0/Manchester Encoding Using SOLS Technique for DSRC Application

K.Ajitha[1], Syed Kareemsaheb[2],J.Prasad Babu[3]

[1]PG Student, Dept of ECE (VLSI), ASIT, Gudur, AP,India, E-mail: konduruajitha@gmail.com.

[2]Research Scholar,Dept Of ECE ,ANU,Guntur, AP,India, E-mail: sd_kareem@yahoo.com

[3]Associate Professor, Dept of ECE, ASIT,Gudur,AP,India,E-mail:prasadsupriya1983@gmail.com

Abstract: ***The Dedicated Short Range Communication is an emerging Technique. It is one way or two way short range to medium range wireless communication which is important in real time applications such as safety application commercial vehicle application emergency warning system for vehicle and intersection collision avoidance etc. The DSRC adopts the FM0/Manchester code. The codes are used to achieve dc-balance and signal reliability. The similarity oriented logic simplification Technique (SOLS) is used here. This method is used to overcome the limitations and it also used to improve the hardware utilization rate. In these both coding have the number of the components. In this paper analyzed to reduce the number of components. Using the both code to reduce the power, delay, area in DSRC.***

Keywords: Dedicated Short Range Communication, Similarity Oriented Logic Simplification, Frequency Modulation, Manchester Code.

I.INTRODUCTION

The Dedicated Short Range Communication (DSRC) is a convention for maybe a couple way medium reach correspondences particularly for canny transportation frameworks. The DSRC can be quickly grouped into two classifications: car-to-car and vehicles to-roadside. In vehicles to car, the DSRC empowers the message sending and television among cars for well being issues and open data declaration. The security issues incorporate blind side, crossing point cautioning; entomb autos separation, and impact alert. The car to road side concentrates on the canny transportation administration, for example, electronic toll gathering (ETC) framework. With ETC, the toll gathering is electrically expert with the contactless-card stage. Besides, the ETC can be reached out to the installment for stopping administration, and gas-refueling. Along these lines, the DSRC framework assumes a vital part in cutting edge car industry. The framework design of DSRC handset is appeared in Fig. 1. The upper and base parts are devoted for transmission and getting, separately. This handsets arranged into three fundamental modules: microchip, baseband preparing, and RF front-end. The chip translates guidelines from media access control to plan the undertakings of baseband preparing and RF front-end. The baseband handling is in charge of adjustment, mistake revision, clock synchronization, and encoding. The RF frontend transmits and gets the remote sign through the radio wire.

Manchester coding method is an advanced coding system in which every one of the bits of the parallel information are masterminded in a specific succession. Here a bit "1" is spoken to by transmitting a high voltage for half term of the information signal and for the following halftime time frame a reversed sign will be send. At the point when transmitting "0" in Manchester design, for the principal half cycle a low voltage will send, and for the following half cycle a high voltage is send. The upside of Manchester coding is that, when sending an information having constant high flags or ceaseless low flag (e.g.: 11110000), it is hard to compute the quantity of 1 S and Os in the information. Since there is no move from low to high or high too low for a specific era (Here it is 4 x T, T is the time length for a solitary heartbeat).



Fig.1. System architecture of DSRC transceiver.

The location is conceivable just by computing the

time length of the sign. Be that as it may, when we code this sign in Manchester group there will dependably be a move from high to low or low too high for every piece. In this manner for a collector it is less demanding to identify the information in Manchester group furthermore the likelihood for event of a mistake is low in Manchester arrangement and it is a generally acknowledged advanced encoding strategy. Devoted Short Range Communication (DSRC) is convention utilized for correspondence for a short scope of separation, say a couple of hundred meters through a committed channel. It is utilized to bring shrewd transport framework into our everyday life. The DSRC correspondence helps in both vehicle to vehicle correspondence and also vehicle to roadside correspondence. The vehicle to vehicle correspondence for the most part manages the crash alerts, hard break notices and so forth. In the meantime the vehicle to foundation correspondence incorporates the Electronic Toll Collection (ETC), expressway rail convergence cautioning, in vehicle marking and so on.

However the essential inspiration of the DSRC correspondence channel is impact location and vehicular wellbeing. Notwithstanding it, it additionally helps in smooth activity control. The DSRC gear for the most part comprises of three modules in particular; base band processors, RF front end and the chip. The chip are in charge of booking the errands of base band handling and RF front end and block the guidelines. The RF front end deals with the transmission and gathering of information. At long last fundamental capacity of the base band preparing incorporates adjustment, blunder rectification, clock synchronization, and encoding. With the end goal of encoding information, typically a FM0 or Manchester encoding are utilized in order to lessen the odds of event of clamor in the channel when it is left sit out of gear. At the point when a framework that can be reused between both the FM0 and the Manchester encoding is executed, the equipment usage rate is diminished along these lines decreasing the productivity. This thusly influences the execution of the framework. Thus another technique for planning a reusable VLSI design is proposed. This novel strategy for outlining called the Similarity Oriented Logic Simplification (SOLS) enhances the equipment usage rate of the reusable design accordingly enhancing the execution and zone footage.

I. EXISTING METHOD

A. Manchester Encoding Technique

Manchester encoding is likewise called stage encoding. It can be utilized for a higher working recurrence. Manchester encoding is an exceptionally normal technique and is presumably the most usually utilized. The signs can be transmitted serially as shown in Fig.2. In Manchester encoding the normal force is dependably the same, regardless of what information is transmitted. Contrasted with all other encoding techniques, Manchester code takes after a calculation to encode the information. It generally delivers a move at the focal point of the bit. It contains adequate data to recoup a clock. So if the information rate is twice, adequate clock data can be recuperated from the information stream with the goal that different tickers are not required. Therefore, the electrical association utilizing Manchester code is effectively a galvanic partner isolator (it is the guideline of confining utilitarian segments of electric frameworks to counteract current stream) utilizing a system isolator for basic balanced disconnection change. In this way, while transmitting the information, the quantity of wires is minimized, which is utilized to lessen the clamor and transmission power?

- Logic —1‖ represents the transition from HIGH to LOW.
- Logic —0‖ represents the transition from LOW to HIGH

To acquire a fast, give a synchronized information source as the principal clock beat for information. While transmitting the information, it is an advanced encoding in which information transmission bits are spoken to by moves starting with one rationale then onto the next rationale. The length of every piece is set as default, and it devours the signs as self-timing. The bearing of the move chooses the condition of the bit. It is sometimes necessary to have a transition in the middle of a bit so that the transition obtained at the beginning period is disregarded.



Fig.2. Manchester Encoding.

The operation of the Manchester encoder is a restrictive OR of the sign with the clock signal. At that point, the rising edge will be gotten when the bit worth is zero and the falling edge is inverse case. It doesn't tackle a zero quality.

TABLE I: Operation of Manchester encoding

Original data	Clock	XOR Manchester value
0	0	0
0	1	1
1	0	1
1	1	0

The point by point clarification of Manchester encoding is the point at which the info is 0 and the clock is 0. At that point, it delivers a comparing yield of zero. On the off chance that the first information is 0 and the clock is 1, then the yield is one. In the event that the first information is given as 1 and clock is 0, the comparing yield is one. At the point when the first information is given as 1 and the clock is 1, the relating yield is zero. The four states accessible are 00, 01, 10, and

11. There is likewise RST. A move was gotten in light of 1 and 0. In the underlying state, reset is 1, and afterward the following state will be 00. After that reset it will dependably be 0. At the point when the info is 0 and the present state is 00, the following state is 01. In the event that the information is 1 and the present state is 00, the following state is 10. At the point when the information is 0, and the present state is 01, the following state is 01. What's more, if the information is 1, and the present state is 01, next state is 11. At the point when the information is 0, and the present state is 10, the following state is 11. In the event that the info is 1, and the present state is 10, the following state is 10. At the point when the info is 0, and the present state is 11, and the following state will be 00. At long last, if the info is 1, and the present state is 11, the following state is 01 as shown in Fig.3



Fig.3. FSM for Manchester encoder.

TABLE II: For State Machine Diagram of Manchester Encoder

Reset	Input	Current State	Next State
1	-	-	00
0	0	00	01
0	1	00	10
0	0	01	01
0	1	01	11
0	0	10	11
0	1	10	10
0	0	11	00
0	1	11	01



The principle point of interest is that the sign synchronizes itself, minimizes the mistake rate, and upgrades the unwavering quality. The downsides to this encoding are that more bits are expected to transmit in the Manchester encoding signal than the first flag, and it needs more transmission capacity.

B. Description of Miller Encoding Technique

Miller operator encoding is otherwise called delay encoding. It can be utilized for higher working recurrence and it is like Manchester encoding aside from that the move happens amidst an interim when the bit is 1. While utilizing the Miller delay, commotion impedance can be decreased. The piece chart has a d flip failure, t flip lemon, NOT door, and XOR entryway. Where the information is A_in and CLK, then the yield is a Miller yield as shown in Fig.4. For instance, if the information is 0 and the clock, given the XOR operation has done that, is A_in CLK, accordingly 0 in addition to a positive edge clock creates the yield as 0. Given to d flip tumble, the clock has rearranged, and after that yield is given to t flip failure it inputs and flip lemon yield, which is 0. At that point the TFF is switch FF, which creates the Miller yield as 1. The four states accessible are 00, 01, 10, and 11. There is additionally RST. Move is gotten taking into account 1 and 0. In the underlying state, reset is 1. At that point the following state will be 00, and after this reset it will dependably be 0. At the point when the information is 0, and the present state is 00, the following state is 10. On the off chance that the

info is 1, and the present state is 00, the following state is 01. In the event that the info is 0, and the present state is 01, the following state is 10. What's more, if the info is 1, and the present state is 01, the following state is 01. On the off chance that the information is 0, and the present state is 10, the following state will be 11. On the off chance that the information is 1, and the present state 10, the following state is 00 as shown in Fig.5. In the event that the information is 0, and the present state is 11, the following state will be 01. What's more, if the info is 1, and the present state is 11, the following state is 10.



Fig.4. Block diagram for Miller encoder.

Fig.5. FSM for Miller encoder.

TABLE III: For State Machine Diagram of Miller Encode

Reset	Input	Current State	Next State
1	.	.	00
0	0	00	10
0	1	00	01
0	0	01	10
0	1	01	01
0	0	10	11
0	1	10	00
0	0	11	01
0	1	11	10

C. FM0 Encoding Technique

FM0 is otherwise called Bi stage space encoding. A move is available on each piece and an extra move may happen amidst the bit. Here the information rate is twice. Adequate clock data can be recouped from the information stream so that a different clock is not required. Accordingly, for transmission, the quantity of wires is minimized.

- Logic —0‖ represents the transition in the center of bit Logic —0‖ represents the no transition from the center of the bit.



Fig.6. FM0 Encoding.

This encoding data contains sufficient information to recover a clock from the data. It has to reach theDC balance and enhance signal reliability. It is used to reduce noise and transmission power as shown in Fig.7. The piece chart has a XOR door, DFF, inverter, and MUX. For instance, the XOR entryway has one contribution as criticism that is 0, and another contribution as 1. This XOR yield is given to DFF1, and it additionally has a CLK signal with a yield of 1. Another DFF2 has a contribution as 1 and CLK. The yield is

1. Both DFF yields are given to MUX, furthermore it has a CLK with it that creates the yield taking into account determination lines. In the event that the determination line is 0, it delivers the yield as DFF1 as FM0 yield. Something else, the determination line is 0 and produces a yield as DFF2 or FM0 yield.



Fig.7. FSM for FM0 encoder.

TABLE IV: For State Machine Diagram of

FM0 Encoder

Reset	Input	Current State	Next State
1	-	-	00
0	0	00	11
0	1	00	01
0	0	01	10
0	1	01	11
0	0	10	00
0	1	10	11
0	0	11	01
0	1	11	10

accessible, alongside RST. The move is gotten in light of 1 and 0. The underlying state, reset, is 1. At that point the following state will be 00. After the reset it will dependably be 0. At the point when the info is 0, and the present state is 00, the following state is 11 as shown in Fig.8. On the off chance that the information is 1, and the present state is 00, the following state is 01. On the off chance that the information is 0, and the present state is 01, the following state is 10. In the event that the information is 1, and the present state is 01, the following state is 11. At the point when the info is 0, and the present state is 10, the following state is 00. On the off chance that the info is 1, and the present state is 10, the following state is 11. On the off chance that the information is 0, and the present state 11, the following state is 01. What's more, if the information is 1, and the present state is 11, the following state is 10.

D. Hardware Architecture of Fm0/Manchester Code



Fig. 8. Hardware Architecture

This is the equipment design of the fm0/Manchester code and after that the base part is meant as the(1)The dynamic parts implies the segments are work in the both fm0 and Manchester code. The aggregate parts implies the quantity of the segments are available in the entire circuit. For both the encoding strategies the aggregate segments is 7.for the fm0 code the aggregate part is 7 and afterward the dynamic segment is 6.in Manchester code the aggregate segment is 7 the dynamic segment is 2. In both coding having 98 transistors are utilized without SOLS. The fm0 having 86 transistor, and after that the Manchester having the 26 transistor. The normal for both coding is 56 transistors. In proposed work lessen the aggregate parts from 7 to 6 and decrease the transistor checks. In this paper two multiplexer is utilized as a part of proposed work diminish two multiplexer from one multiplexer, when decrease the multiplexer the aggregate segments are lessened the range and afterward the force utilization additionally lessened.

$$HUR = \frac{Activecomponents}{Totalcomponents} \times 100$$

II. PROPOSED METHOD

A. Proposed FM0 Encoding

FM0 encoding is likewise a kind of Non-Return to Zero code. It is additionally used to speak to the paired signs in a computerized framework. In FM0 encoding, despite the fact that the information stream does not experience move, the encoded signal encounters a move for each clock cycle. The FM0 encoding can be determined by utilizing the three essential standards. They are as per the following:

- There should be transition for every logic zero input within a clock cycle.
- There should be no transition for logic one input.
- There should be a transition after every clock cycle irrespective of the input data.

These rules can be better be explained by using the diagram (Fig.9).



Fig. 9. FM0 encoding.

FM0 encoding can be acknowledged by utilizing two flip-flops furthermore multiplexers. The FM0 encoding can be actualized by utilizing the square outline as appeared underneath in fig.10.

In the accompanying square graph, A(t) and B(t) means the two states.



Fig.10. FM0 encoder.

B. Proposed Manchester Encoding

A standout amongst the most widely recognized

information coding techniques utilized today is Manchester encoding. Manchester coding gives a method for adding the information rate clock to the message to be utilized at the less than desirable end. To speak to the parallel qualities 1 and 0 in advanced framework, the Manchester codes are utilized. Manchester code speaks to twofold values by a move as opposed to a level. Manchester coding expresses that there will dependably be a move of the message signal at the mid- purpose of the information bit outline. What happens at the bit edges relies on upon the condition of the past piece outline and does not generally deliver a transition. A consistent 1 is characterized as a mid-guide move from low toward high and a 0 is a mid-direct move from high toward low. A case of a Manchester encoding is appeared beneath in Fig.11.



Fig.11. Manchester Encoding.

C. Fm0/Manchester Code Using Sols Technique

The SOLS technique is classified into two parts area compact retiming and balance logic operation sharing

Area Compact Retiming: For fm0 the state code of the every state is put away into DFFA and DFFB .the move of the state code is just relies on upon the past condition of B(t-1)

rather than the both A(t-1) and B(t-1) as shown in Fig.12.



Fig.12. Area compact retiming.



Fig.13. FM0 encoding without area compact retiming.

The previous state is denoted as the A (t-1) and then the B(t-1).and then the current state is denoted as the A(t) and then the B(t). In this way, the FM0 encoding just requires a solitary 1-bitflip-failure to store the past worth B(t−1).If the DFFA is straightforwardly evacuated, a non-synchronization amongst A(t) and B(t)causes the rationale flaw of FM0 code as shown in Fig.13. To maintain a strategic distance from this rationale blame, the DFFB is migrated directly after the MUX−1, where the DFFB is expected positive-edge activated flip failure. At every cycle, the FM0 code, containing An and B, is gotten from the rationale of A(t) and the rationale of B(t), separately. The FM0 code is on the other hand exchanged amongst A(t) and B(t) through the MUX−1 by the control sign of the CLK. In the Q of DFFB is straightforwardly upgraded from the rationale of B(t)with 1- cycle idleness. At the point when the CLK is rationale 0, the B(t) is gone through MUX−1 to the D of DFFB. At that point, the up and coming positive-edge of CLK redesigns it to the Q of DFFB. The planning chart for the Q of DFFB is reliable whether the DFFB is migrated or not. The B(t) is gone through MUX−1 to the D of DFFB. At that point, the forthcoming positive-edge of CLK upgrades it to the Q of DFFB. The planning outline for the Q of DFFB is predictable whether the DFFB is migrated or not. The transistor tally of the FM0 encoding engineering without territory minimal retiming is 72, and that with range smaller retiming is

50. The zone minimal retiming procedure diminishes 22 transistors as shown in Fig.14.



Fig. 14. FM0 encoding with area compact retiming.

Balance Logic Operation Sharing: The Manchester encoding is derived using the XOR operation. The equation of the XOR gate is given below.

$$X \oplus CLK = XCLK + \sim XCLK \quad (1)$$

The idea of parity rationale operation sharing is to incorporate the X into A(t) and X into B(t).the fm0 and Manchester rationales have a typical purpose of the multiplexer like rationale with the determination of the CLK. the chart for the parity rationale operation sharing given the accompanying. The A(t) can be gotten from an inverter of B(t − 1), and X is acquired by an inverter of X. The rationale for A(t)/X can have the same inverter, and after that a multiplexer is put before the inverter to switch he operands of B(t − 1) and X. The Mode shows eitherFM0 or Manchester encoding is received as shown in Fig.15. The comparative idea can be additionally connected to the rationale for B(t)/X



Fig. 15. Balance logic operation sharing.

In any case, this design displays a downside that



the XOR is devoted for FM0 encoding, and is not imparted to Manchester encoding. Consequently,

a **b**

Fig.16. VLSI architecture of FM0 and Manchester encodings using SOLS technique. (a) Unbalance computation time between A(t)/X and B(t)/X. (b) Balance computation time between A(t)/X and B(t)/X.

the HUR of this design is unquestionably constrained. The X can be likewise deciphered as the X 0, and along these lines the XOR operation can be imparted to Manchester and FM0 encodings, where the multiplexer flighty to switch the operands of B(t−1) and rationale 0. This design shares the XOR for both B(t) and X, and there by expansions the HUR. At the point when the FM0 code is received, the CLR is handicapped, and the B(t −1) can be gotten from DFFB. Hence, the multiplexer can be completely spared, and its capacity can be totally incorporated into the migrated DFF. The rationale for A(t)/X incorporates the MUX−2 and an inverter. Rather, the rationale for B(t)/X just joins a XOR entryway as shown in Fig.16. In the rationale for A(t)/X, the calculation time of MUX−2is verging on indistinguishable to that of XOR in the rationale for B(t)/X. Notwithstanding, the rationale for A(t)/X further fuses an inverter in the arrangement of MUX−2. This unbalance calculation time between A(t)/X and B(t)/X results in the glitch to MUX−1,possibly bringing about the rationale shortcoming on coding.

To ease this unbalance calculation time, the engineering of the parity calculation time between A(t)/X and B(t)/X The XOR in the rationale for B(t)/X is interpreted into the XNOR with an inverter, and afterward this inverter is imparted to that of the rationale for A(t)/X. This common inverter is moved in reverse to the yield of MUX−1. Accordingly, the rationale calculation time between A(t)/X and B(t)/X is more adjust to each other. The appropriation of FM0 or Manchester code relies on upon Mode and CLR. What's more, the CLR further has another individual capacity of an equipment introduction. In the event that the CLR is basically inferred by rearranging Mode without doling out an individual CLR control flag, this prompts a contention between the coding mode determination and the equipment introduction. To dodge this contention, both Mode and CLR are thought to be independently dispensed to this outline from a

framework controller. Whether FM0 or Manchester code is received, no rationale part of the proposed VLSI design is squandered. Each segment is dynamic in both FM0 and Manchester encodings. Subsequently, the HUR of the proposed VLSI design is significantly made strides.

Applications:

- Optical communications.
- Radio Frequency Identification applications.
- Dedicated Short Range applications.
- Security and Surveillance systems.

III. RESULTS ANALYSIS

Results of this paper is as shown in bellow Figs.17 to



Fig.17. Design summary of FM0/Manchester encoding.



Fig. 18. FM0/Manchester encoding Top module.



Fig.19. Simulation result

TABLE V: Comparison between Existing Method and Proposed Method

Logic utilization	Existing method	Proposed method
No of slices	4	1
No of 4 input LUTs	8	2
No of Bounded IOBs	12	6
No of GCLKs	1	1
Delay	65.98nsec	5.799nsec
Area	263.92nm^2	5.799nm^2

V. CONCLUSION

The coding-diversity between FM0 and Manchester encodings causes the limitation on hardware utilization of VLSI architecture design. A limitation analysis on hardware utilization of FM0 and Manchester encodings is discussed in detail. In

this paper, the fully reused VLSI architecture using SOLS technique for both FM0 and Manchester encodings is proposed. The SOLS technique eliminates the limitation on hardware utilization by two core techniques: area compact retiming and balance logic operation sharing. The area- compact retiming relocates the hardware resource to reduce the transistors. The balance logic-operation sharing efficiently combines FM0 and Manchester encodings with the identical logic components

REFERENCES

[1] J. B. Kenney, "Dedicated short-range communications (DSRC) standards in the United States," Proc. IEEE, vol. 99, no. 7, pp. 1162–1182, Jul. 2011.

[2] J. Daniel, V. Taliwal, A. Meier, W. Holfelder, and R Herrtwich, ""Design iof 5.9GHz DSRC –based vehicular safety communication" IEEE wireless commun.Mag., Vol.13, no.5,pp.36-43,oct.2006.

.

[3] P. Benabes, A. Gauthier, and J. Oksman, "A Manchester code generator running at 1 GHz," in Proc. IEEE Int. Conf. electron., circuits syst., vol.3 Dec 2003, pp.1156-1159.

[4] A. Karagounis, A. Polyzos, B. kotsos, and N. Assimakis ""A 90nm Manchester code generator with cmos switches running at 2.4GHz and 5GHz, ""in proc. 16 int. conf. syst., signal image process., jun. 2009,pp.1-4.

[5] Y.-C. Hung, M.-M. Kuo, C.-K. Tung, and S.-H. Shieh, "High-speed CMOS chip design for Manchester and Miller encoder," in Proc. Intell.Inf. Hiding Multimedia Signal Process., Sep. 2009, pp. 538–541.

[6] M. A. Khan, M. Sharma, and P. R. Brahmanandha, "FSM based Manchester encoder for UHF RFID tag emulator," in Proc. Int. Conf.Comput., Commun. Netw., Dec. 2008,pp.1–6.

[7] M. A. Khan, M. Sharma, and P. R. Brahmanandha, "FSM based FM0 and Miller encoder for UHF RFID tag emulator," in Proc. IEEE Adv. Comput. Conf., Mar. 2009, pp. 1317– 1322.

[8] J.-H. Deng, F.-C. Hsiao, and Y.-H. Lin, "Top down design of joint MODEM and CODEC detection schemes for DSRC coded-FSK systems over high mobility fading channels," in Proc. Adv. Commun. Technol. Jan. 2013, pp. 98–103.